

(18)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: 08340045 A

(43) Date of publication of application: 24.12.86

(51) Int. Cl

H01L 21/762
H01L 21/265
H01L 21/316
H01L 27/08

(21) Application number: 07146975

(22) Date of filing: 14.08.85

(71) Applicant:

HITACHI LTD

(72) Inventor:


TSUNENO KATSUMI
AOYAMA JINKO
NAKAMURA TAKAHIDE
SATO HISAKO
MASUDA HIROO
KUNITOMO HISAAKI

**(54) SEMICONDUCTOR INTEGRATED CIRCUIT
 DEVICE AND ITS MANUFACTURE**

(57) Abstract:

PURPOSE: To provide a semiconductor device having element separating areas which can improve the operating speed and degree of integration of a semiconductor integrated circuit device.

CONSTITUTION: Since single-crystal silicon layers 7 for forming semiconductor elements are surrounded by element separating areas which are formed in a LOCOS oxide film 4 formed on the main surface of a silicon substrate and composed of buried oxide films 6, completely depleted semiconductor elements can be formed and, in addition, highly flat narrow element forming areas can be formed on the main surface of the substrate 1.



COPYRIGHT: (C)1986,JPO

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] It is semiconductor integrated circuit equipment which embeds, is constituted by the oxide film and characterized by the thing which are semiconductor integrated circuit equipment which has the isolation region between components which surrounds each active region in which a semiconductor device is formed, by which the isolation region between said components was formed in the interior of the LOCOS oxide film formed on the principal plane of a semi-conductor substrate, and said semi-conductor substrate, and for which said LOCOS oxide film set caudad, and said embedding oxide film bent in the direction of a front face of said semi-conductor substrate, and is connected with said LOCOS oxide film.

[Claim 2] The manufacture approach of the semiconductor integrated circuit equipment characterized by being the manufacture approach of semiconductor integrated circuit equipment according to claim 1, forming a LOCOS oxide film on the principal plane of a semi-conductor substrate, embedding by heat-treating and forming an oxide film after driving oxygen ion into said semi-conductor substrate with the energy which does not penetrate said LOCOS oxide film.

[Claim 3] The manufacture approach of the semiconductor integrated circuit equipment characterized by to embed by heat-treating, to form an oxide film, and subsequently to the principal plane top of said semi-conductor substrate to form a LOCOS oxide film after being the manufacture approach of semiconductor integrated circuit equipment according to claim 1, forming a trapezoid photoresist mask on the principal plane of a semi-conductor substrate, driving in oxygen ion to said semi-conductor substrate with the energy which does not penetrate said photoresist mask and removing said photoresist mask.

[Claim 4] The isolation region between said components which is semiconductor integrated circuit equipment which has the isolation region between components which surrounds each active region in which a semiconductor device is formed, and is formed in the principal plane top of a semi-conductor substrate and the interior is semiconductor integrated circuit equipment characterized by being constituted with the embedding oxide film.

[Claim 5] Semiconductor integrated circuit equipment characterized by said embedding oxide film which is semiconductor integrated circuit equipment according to claim 4, and adjoins touching in the front face of said semi-conductor substrate.

[Claim 6] The manufacture approach of the semiconductor integrated circuit equipment characterized by being the manufacture approach of semiconductor integrated circuit equipment according to claim 4 or 5, forming a trapezoid photoresist mask on the principal plane of a semi-conductor substrate, removing said photoresist mask, embedding by heat-treating subsequently, and forming an oxide film after driving in oxygen ion to said semi-conductor substrate with the energy which does not penetrate said photoresist mask.

[Claim 7] It is the manufacture approach of the semiconductor integrated circuit equipment which is the manufacture approach of semiconductor integrated circuit equipment according to claim 2, 3, or 6, and is characterized by for the placing energy of said oxygen ion being 100 – 200keV, and the amount of placing being 1017-1018cm⁻².

[Translation done.]

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Industrial Application] Especially this invention is applied to the semiconductor integrated circuit equipment which has the isolation region between components which separates the semiconductor device of each other electrically about semiconductor integrated circuit equipment and its manufacture approach, and relates to an effective technique.

[0002]

[Description of the Prior Art] SOI (Silicon on Insulator) in which it is embedded on the silicon single crystal and the silicon film was formed through the oxide film can realize the improvement of resistance to reduction of the parasitic capacitance of a semiconductor device, and a radiation, a latch rise free-lancer's complementary MOS FET (Metal Oxide Semiconductor Field Effect Transistor; CMOSFET), etc.

[0003] As indicated by No. 63, No. 11, and P.1088 in "application physics [furthermore,]" 1994 in SOI By embedding with the field oxide formed on the principal plane of the silicon film, and connecting an oxide film Each active region in which a semiconductor device is formed can be completely surrounded with an oxide film, it can dissociate electrically, and the perfect depletion mold semiconductor device from which high mobility and a big drive current are acquired can be obtained by depletion-izing this active region by the depletion mode.

[0004] According to the place which this invention person examined, the following two approaches can mainly be considered as an approach of forming the isolation region between components which surrounds completely the active region where a semiconductor device is formed in SOI.

[0005] namely, RIE (Reactive Ion Etching) — until it reaches an embedding oxide film by law — the silicon film of the surface layer of SOI — the slot where width of face is narrow — **** — subsequently The ***** separation method which aims at separation between components by embedding this slot with an insulating material, And the LOCOS (Local Oxidation of Silicon) oxide film formed of the **** oxidation which uses a nitride as a mask is formed on the principal plane of the silicon film of the surface layer of SOI. It is the **** oxidation separation method which aims at separation between components by forming thickly until it embeds this LOCOS oxide film and reaches an oxide film.

[0006]

[Problem(s) to be Solved by the Invention] However, to the above-mentioned approach of forming the isolation region between components in SOI, this invention person found out that there were the following troubles.

[0007] That is, in the above-mentioned ***** separation method, formation of a slot and the embedding process of a slot are complicated, and since a routing counter increases further, there is a problem that a manufacturing cost increases.

[0008] Moreover, although the formation process of a LOCOS oxide film is easy, in order that the breadth (BAZU break) to the longitudinal direction of a LOCOS oxide film may progress, it is not suitable [separation method / the surface smoothness of the front face of the silicon film of SOI worsens and] for high integration further, as the above-mentioned **** oxidation separation method thickens thickness of a LOCOS oxide film.

[0009] The purpose of this invention is to offer the semi-conductor substrate which has the isolation region between components which can realize improvement in the speed and high integration of semiconductor integrated circuit equipment.

[0010] Other purposes of this invention are to offer the technique in which an easy production process can attain the above-mentioned purpose.

[0011] The other purposes and the new description will become clear from description and the accompanying drawing of this specification along [said] this invention.

[0012]

[Means for Solving the Problem] It will be as follows if the outline of a typical thing is briefly explained among invention indicated in this application. That is, the semiconductor integrated circuit equipment of (1) this invention has the isolation region between components which surrounds each active region in which a semiconductor device is formed, the isolation region between said components is constituted by the embedding oxide film formed in the interior of the LOCOS oxide film formed on the principal plane of a semiconductor substrate, and said semi-conductor substrate, and said LOCOS oxide film set caudad, and said embedding oxide film bent in the direction of a front face of said semi-conductor substrate, and is connected with said LOCOS oxide film.

[0013] (2) Moreover, the manufacture approach of the semiconductor integrated circuit equipment of this invention forms a LOCOS oxide film on the principal plane of a semi-conductor substrate, and after it drives oxygen ion into said semi-conductor substrate with the energy which does not penetrate said LOCOS oxide film, embed it by heat-treating and it forms an oxide film.

[0014] (3) Moreover, the semiconductor integrated circuit equipment of this invention has the isolation region between components which surrounds each active region in which a semiconductor device is formed, and the isolation region between said components formed in the principal plane top of a semi-conductor substrate and the interior is constituted by the embedding oxide film.

[0015] (4) Moreover, the manufacture approach of the semiconductor integrated circuit equipment of this invention forms a trapezoid photoresist mask on the principal plane of a semi-conductor substrate, after it drives in oxygen ion to said semi-conductor substrate with the energy which does not penetrate said photoresist mask, it removes said photoresist mask, subsequently embeds it by heat-treating, and forms an oxide film.

[0016]

[Function] According to the above-mentioned means (1) and (2), in the edge of a LOCOS oxide film, in order to form an embedding oxide film, the depth of the oxygen ion driven in to a semi-conductor substrate bends in the direction of a front face from the interior of a semi-conductor substrate depending on the thickness of a LOCOS oxide film. Therefore, the isolation region between components which was formed in the interior of the LOCOS oxide film formed on the principal plane of a semi-conductor substrate and a semi-conductor substrate and which it embeds, and an oxide film is connected and surrounds an active region completely can be formed.

[0017] Furthermore, since an embedding oxide film is formed even in the lower part of the LOCOS oxide film formed on the principal plane of a semi-conductor substrate and an embedding oxide film and a LOCOS oxide film are connected, it is not necessary to thicken thickness of a LOCOS oxide film. Therefore, the level difference of the front face of a semi-conductor substrate becomes low, and a BAZU beak becomes short, and surface smoothness can form in the front face of a semi-conductor substrate the good isolation region between components where width of face is narrow.

[0018] Moreover, according to the above-mentioned means (3) and (4), in the edge of a trapezoid photoresist mask, in order to form an embedding oxide film, depending on the thickness of a photoresist mask, the depth of the oxygen ion driven in to a semi-conductor substrate bends in the direction of a front face from the interior of a semi-conductor substrate, and arrives at even the front face of a semi-conductor substrate. Therefore, it applies and embeds on a front face from the interior of a semi-conductor substrate, an oxide film is formed, and the component isolation region which surrounds an active region completely can be formed.

[0019] Furthermore, since it embeds in the front face of a semi-conductor substrate and an isolation region between components except an oxide film is not formed, it is flat and the isolation region between components where width of face is narrow can be formed in the front face of a semi-conductor substrate.

[0020] Moreover, since according to the above-mentioned means the isolation region between components which surrounds an active region completely by driving oxygen ion into a semi-conductor substrate can be formed after forming a LOCOS oxide film or a photoresist mask, a production process can be simplified compared with the conventional technique which forms in SOI the isolation region between components

which surrounds an active region.

[0021]

[Example] Hereafter, the example of this invention is explained to a detail based on a drawing.

[0022] In addition, what has the same function in the complete diagram for explaining an example attaches the same sign, and explanation of the repeat is omitted.

[0023] (Example 1) The important section sectional view of the semi-conductor substrate which shows the structure of the isolation region between components which is one example of this invention to drawing 3 is shown.

[0024] The single-crystal-silicon layer 7 in which each semiconductor device is formed is surrounded, the oxide film is formed, and this oxide film is constituted by the embedding oxide film 6 formed in the interior of the LOCOS oxide film 4 formed on the principal plane of a silicon substrate 1, and a silicon substrate 1.

Furthermore, the edge of the LOCOS oxide film 4 set caudad, and the embedding oxide film 6 bent in the direction of a front face of a silicon substrate 1, and is connected with the LOCOS oxide film 4.

[0025] Next, an example of the manufacture approach of the isolation region between components shown in drawing 3 is explained using drawing 1 – drawing 3.

[0026] first, it is shown in drawing 1 -- as -- the front face of a silicon substrate 1 -- thermal oxidation processing -- the silicon oxide film 2 -- forming -- subsequently -- a silicon nitride film 3 -- CVD (Chemical Vapor Deposition) -- it deposits on a silicon substrate 1 in law.

[0027] Next, the photoresist 5 formed on the silicon substrate 1 is used as a mask, and the silicon nitride film 3 located in the field which forms the LOCOS oxide film 4 on the principal plane of a silicon substrate 1 behind is etched.

[0028] Next, after removing a photoresist 5, as shown in drawing 2 , the LOCOS oxide film 4 with a thickness of about 0.3 micrometers is formed by performing *** oxidation. Next, after removing a silicon nitride film 3, in order to embed at a silicon substrate 1 and to form an oxide film 6, oxygen ion is driven in with the energy which does not penetrate the LOCOS oxide film 4, for example, 100–200KeV, 1017–1018cm^{–2} all over a silicon substrate 1.

[0029] Then, as elevated-temperature annealing 1100 degrees C or more is performed in Ar ambient atmosphere for about 6 hours, the surface layer of the silicon substrate 1 which was amorphous by high energy and high concentration ion implantation is made to recrystallize for example, and it is shown in drawing 3 , it is about 0.1–1.0 micrometers to the surface layer of a silicon substrate 1. The single-crystal-silicon layer 7 is formed and about 0.4-micrometer embedding oxide film 6 is formed in coincidence.

[0030] Under the present circumstances, since oxygen ion is driven in with the energy which does not penetrate the LOCOS oxide film 4, the embedding oxide film 6 is not formed under the LOCOS oxide film 4. However, in the edge of the LOCOS oxide film 4, since the thickness of the LOCOS oxide film 4 becomes thin, oxygen-ion is driven in to a silicon substrate 1. Therefore, the isolation region between components which embeds with the LOCOS oxide film 4, an oxide film 6 is connected, embeds with the LOCOS oxide film 4, and consists of oxide films 6 is formed.

[0031] According to this example, it can surround by the isolation region between components which embeds each active region in which a semiconductor device is formed with the LOCOS oxide film 4, and consists of an oxide film 6, and can insulate completely electrically. Moreover, since it is not necessary to thicken thickness of the LOCOS oxide film 4, the narrow isolation region between components of width of face with sufficient surface smoothness can be formed in the front face of a silicon substrate 1.

[0032] (Example 2) Next, the isolation region between components which is one example of this invention, and its manufacture approach are explained using drawing 4 –6.

[0033] The isolation region between components of this example is constituted by the embedding oxide film 6 which surrounded the single-crystal-silicon layer 7 in which each semiconductor device field is formed as shown in drawing 5 or drawing 6 .

[0034] The isolation region between components of this example is formed of the process shown in drawing 4 – drawing 6 .

[0035] First, as shown in drawing 4 , the silicon oxide film 2 is formed in the front face of a silicon substrate 1 by thermal oxidation processing, and, subsequently the mask by the trapezoid photoresist 8 is formed in the location which needs the isolation region between components of the front face of a silicon substrate 1.

[0036] Next, oxygen ion is driven in with the energy which does not penetrate a photoresist 8, for example, 100–200KeV, 1017–1018cm^{–2} all over a silicon substrate 1 like the manufacture approach indicated in the

example 1. Then, as elevated-temperature annealing 1100 degrees C or more is performed in Ar ambient atmosphere for about 6 hours and it is shown in drawing 5 after removing a photoresist 8 for example, it is about 0.1-1.0 micrometers to the surface layer of a silicon substrate 1. The single-crystal-silicon layer 7 is formed and it is about 0.4 micrometers to coincidence. The embedding oxide film 6 is formed. Under the present circumstances, since oxygen ion is driven in with the energy which does not penetrate a photoresist 8, the embedding oxide film 6 is not formed under the photoresist 8. However, since the configuration of a photoresist 8 is a trapezoid, in the edge of a photoresist 8, oxygen ion is driven in to a silicon substrate 1, and the formed embedding oxide film 6 bends in the direction of a front face from the interior of a silicon substrate 1, and arrives at even the front face of a silicon substrate 1.

[0037] In addition, in order to make the electric insulation of each active region perfect, the dimension of a photoresist 8 may be shortened, and as shown in drawing 6, the adjoining embedding oxide film 6 may be connected.

[0038] According to this example, it can surround by the isolation region between components which embeds each active region in which a semiconductor device is formed, and consists of an oxide film 6, and can insulate completely electrically. Moreover, since the LOCOS oxide film 4 is not used together, it is flat in the front face of a silicon substrate 1, and the isolation region between components where width of face is narrow can be formed in it.

[0039] (Example 3) Next, the isolation region between components which is one example of this invention, and its manufacture approach are explained using drawing 7 and drawing 8.

[0040] As shown in drawing 8, the isolation region between components of this example is constituted by the LOCOS oxide film 4 and the embedding oxide film 6, and the edge of the LOCOS oxide film 4 set it caudad, and the embedding oxide film 6 turned at it in the direction of a front face of a silicon substrate 1, and it is connected with the LOCOS oxide film 4. However, the edge of the LOCOS oxide film 4 is not formed in the single-crystal-silicon layer 7 which is an active region, but is formed in the outside of the embedding oxide film 6 which surrounds the single-crystal-silicon layer 7.

[0041] First, as shown in drawing 4, after driving in oxygen ion by using the trapezoid photoresist 8 as a mask with the energy which does not penetrate a photoresist 8 all over a silicon substrate 1, then removing a photoresist 8 like the manufacture approach indicated in the example 2, the embedding oxide film 6 which surrounds each single-crystal-silicon layer 7 is formed by performing elevated-temperature annealing.

[0042] Next, as shown in drawing 7, after depositing a silicon nitride film 3 with a CVD method on a silicon substrate 1, a photoresist 5 is used as a mask and the silicon nitride film 3 located between the adjoining single-crystal-silicon layers 7 which were surrounded with the embedding oxide film 6 is etched. Next, after removing a photoresist 5, as shown in drawing 8, the LOCOS oxide film 4 is formed by performing **** oxidation.

[0043] According to this example, it can surround by the isolation region between components which embeds each active region in which a semiconductor device is formed with the LOCOS oxide film 4, and consists of an oxide film 6, and can insulate completely electrically. Moreover, since the edge of the LOCOS oxide film 4 is not formed in an active region, property degradation of the semiconductor device by the leakage current produced at the edge of the LOCOS oxide film 4 can be prevented.

[0044] As mentioned above, although invention made by this invention person was concretely explained based on the example, it cannot be overemphasized that it can change variously in the range which this invention is not limited to said example and does not deviate from the summary.

[0045]

[Effect of the Invention] It will be as follows if the effectiveness acquired by the typical thing among invention indicated by this application is explained briefly.

[0046] Since according to this invention each active region in which a semiconductor device is formed is surrounded in the isolation region between components and it can dissociate completely electrically, a perfect depletion mold semiconductor device can be formed and improvement in the speed of semiconductor integrated circuit equipment can be enabled. Moreover, since surface smoothness can form the good isolation region between components where width of face is narrow on the principal plane of a semiconductor substrate, micro processing becomes easy and high integration of semiconductor integrated circuit equipment can be enabled.

[0047] Furthermore, the above-mentioned isolation region between components can be formed by the easy production process which drives in oxygen ion to a semi-conductor substrate by using a LOCOS oxide film

or a photoresist as a mask.

[Translation done.]

*** NOTICES ***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the important section sectional view of the semi-conductor substrate in which the isolation region between components which is one example of this invention is shown.

[Drawing 2] It is the important section sectional view of the semi-conductor substrate in which the isolation region between components which is one example of this invention is shown.

[Drawing 3] It is the important section sectional view of the semi-conductor substrate in which the isolation region between components which is one example of this invention is shown.

[Drawing 4] It is the important section sectional view of the semi-conductor substrate in which the isolation region between components which are other examples of this invention is shown.

[Drawing 5] It is the important section sectional view of the semi-conductor substrate in which the isolation region between components which are other examples of this invention is shown.

[Drawing 6] It is the important section sectional view of the semi-conductor substrate in which the isolation region between components which are other examples of this invention is shown.

[Drawing 7] It is the important section sectional view of the semi-conductor substrate in which the isolation region between components which are other examples of this invention is shown.

[Drawing 8] It is the important section sectional view of the semi-conductor substrate in which the isolation region between components which are other examples of this invention is shown.

[Description of Notations]

1 Silicon Substrate

2 Silicon Oxide Film

3 Silicon Nitride Film

4 LOCOS Oxide Film

5 Photoresist

6 Embedding Oxide Film

7 Single-Crystal-Silicon Layer

8 Photoresist

[Translation done.]

*** NOTICES ***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DRAWINGS




[Drawing 1]**図 1****[Drawing 2]****図 2****[Drawing 3]**


図 3



2: 硅化シリコン膜
4: LOCOS酸化膜
6: 埋め込み酸化膜
7: 単結晶シリコン層


[Drawing 4]

図 4




[Drawing 5]

図 5




[Drawing 6]

図 6




[Drawing 7]

図 7



[Drawing 8]

図 8



[Translation done.]

(19)日本国特許庁 (JP)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開平8-340045

(43)公開日 平成8年(1996)12月24日

(51)Int.Cl. ⁶	識別記号	序内整理番号	F I	技術表示箇所
H 01 L 21/762			H 01 L 21/76	D
21/265			27/08	3 3 1 A
21/316			21/265	J
27/08	3 3 1		21/94	A

審査請求 未請求 請求項の数7 OL (全7頁)

(21)出願番号	特願平7-146975	(71)出願人	000005108 株式会社日立製作所 東京都千代田区神田駿河台四丁目6番地
(22)出願日	平成7年(1995)6月14日	(72)発明者	常野 克己 東京都青梅市今井2326番地 株式会社日立 製作所デバイス開発センタ内
		(72)発明者	青山 仁子 東京都青梅市今井2326番地 株式会社日立 製作所デバイス開発センタ内
		(72)発明者	中村 高秀 東京都青梅市今井2326番地 株式会社日立 製作所デバイス開発センタ内
		(74)代理人	弁理士 筒井 大和
			最終頁に続く


(54)【発明の名称】 半導体集積回路装置およびその製造方法

(57)【要約】

【目的】 半導体集積回路装置の高速化および高集積化が実現できる素子間分離領域を有する半導体基板を提供する。

【構成】 シリコン基板1の主面上に形成されたLOCOS酸化膜4および埋め込み酸化膜6からなる素子間分離領域によって、半導体素子が形成される単結晶シリコン層7が包囲されているので、完全空乏型半導体素子が形成でき、さらに、平坦性が良く幅の狭い素子間分離領域をシリコン基板1の主面上に形成することができる。

図3



【特許請求の範囲】

【請求項1】 半導体素子が形成される個々の活性領域を包囲する素子間分離領域を有する半導体集積回路装置であって、前記素子間分離領域は、半導体基板の主面上に形成されたL O C O S酸化膜および前記半導体基板の内部に形成された埋め込み酸化膜によって構成されており、前記埋め込み酸化膜が前記L O C O S酸化膜の下方において前記半導体基板の表面方向へ曲がり、前記L O C O S酸化膜とつながっていることを特徴とする半導体集積回路装置。

【請求項2】 請求項1記載の半導体集積回路装置の製造方法であって、半導体基板の主面上にL O C O S酸化膜を形成し、前記L O C O S酸化膜を貫通しないエネルギーで酸素イオンを前記半導体基板に打ち込んだ後に、熱処理を行なうことによって埋め込み酸化膜を形成することを特徴とする半導体集積回路装置の製造方法。

【請求項3】 請求項1記載の半導体集積回路装置の製造方法であって、半導体基板の主面上に台形のホトレジストマスクを形成し、前記ホトレジストマスクを貫通しないエネルギーで酸素イオンを前記半導体基板へ打ち込み、前記ホトレジストマスクを除去した後に、熱処理を行なうことによって埋め込み酸化膜を形成し、次いで、前記半導体基板の主面上にL O C O S酸化膜を形成することを特徴とする半導体集積回路装置の製造方法。

【請求項4】 半導体素子が形成される個々の活性領域を包囲する素子間分離領域を有する半導体集積回路装置であって、半導体基板の主面上および内部に形成される前記素子間分離領域は、埋め込み酸化膜によって構成されていることを特徴とする半導体集積回路装置。

【請求項5】 請求項4記載の半導体集積回路装置であって、隣接する前記埋め込み酸化膜が前記半導体基板の表面において接触していることを特徴とする半導体集積回路装置。

【請求項6】 請求項4または5記載の半導体集積回路装置の製造方法であって、半導体基板の主面上に台形のホトレジストマスクを形成し、前記ホトレジストマスクを貫通しないエネルギーで酸素イオンを前記半導体基板へ打ち込んだ後に、前記ホトレジストマスクを除去し、次いで、熱処理を行なうことによって埋め込み酸化膜を形成することを特徴とする半導体集積回路装置の製造方法。

【請求項7】 請求項2、3または6記載の半導体集積回路装置の製造方法であって、前記酸素イオンの打ち込みエネルギーは、1 0 0 ~ 2 0 0 k e V、打ち込み量は1 0 ¹⁷ ~ 1 0 ¹⁸ c m ⁻²であることを特徴とする半導体集積回路装置の製造方法。

【発明の詳細な説明】

【0 0 0 1】

【産業上の利用分野】 本発明は、半導体集積回路装置およびその製造方法に関し、特に、半導体素子を互いに電

気的に分離する素子間分離領域を有する半導体集積回路装置に適用して有効な技術に関するものである。

【0 0 0 2】

【従来の技術】 シリコン単結晶上に埋め込み酸化膜を介してシリコン膜が形成されたS O I (Silicon on Insulator) は、半導体素子の寄生容量の低減、放射線に対する耐性の向上、およびラッチアップフリーの相補型M O S F E T (Metal Oxide Semiconductor Field Effect T ransistor ; CMOS F E T) などを実現することができる。

【0 0 0 3】 さらに、例えば、「応用物理」1 9 9 4年、第63号、第11号、P. 1 0 8 8に記載されているように、S O I では、シリコン膜の主面上に形成されるフィールド酸化膜と埋め込み酸化膜をつなげることによって、半導体素子が形成される個々の活性領域を酸化膜で完全に包囲して、電気的に分離し、この活性領域をデプレッションモードで空乏化することにより、高い移動度と大きな駆動電流が得られる完全空乏型半導体素子を得ることができる。

【0 0 0 4】 本発明者が検討したところによれば、S O I に、半導体素子が形成される活性領域を完全に包囲する素子間分離領域を形成する方法として、主に以下の2つの方法が考えられる。

【0 0 0 5】 すなわち、R I E (Reactive Ion Etching) 法によって、埋め込み酸化膜に達するまでS O I の表面層のシリコン膜に幅の狭い溝を堀り、次いで、絶縁物でこの溝を埋め込むことにより素子間分離を図る溝掘り分離法、および窒化膜をマスクとする選択酸化によって形成されるL O C O S (Local Oxidation of Silico n) 酸化膜をS O I の表面層のシリコン膜の主面上に形成し、このL O C O S酸化膜を埋め込み酸化膜に達するまで厚く形成することにより素子間分離を図る選択酸化分離法である。

【0 0 0 6】

【発明が解決しようとする課題】 しかしながら、S O I に素子間分離領域を形成する上記方法には、以下の問題点があることを本発明者は見い出した。

【0 0 0 7】 すなわち、上記溝掘り分離法では、溝の形成および溝の埋め込み工程が複雑であり、さらに工程数が多くなるため、製造コストが増大するという問題がある。

【0 0 0 8】 また、上記選択酸化分離法は、L O C O S 酸化膜の形成工程は簡単ではあるが、L O C O S酸化膜の膜厚を厚くするに従い、S O I のシリコン膜の表面の平坦性が悪くなり、さらに、L O C O S酸化膜の横方向への広がり（バーズピーク）が進むため、高集積化には適していない。

【0 0 0 9】 本発明の目的は、半導体集積回路装置の高速化および高集積化が実現できる素子間分離領域を有する半導体基板を提供することにある。

【0010】本発明の他の目的は、簡単な製造工程によって上記目的を達成することのできる技術を提供することにある。

【0011】本発明の前記ならびにその他の目的と新規な特徴は、本明細書の記述および添付図面から明らかになるであろう。

【0012】

【課題を解決するための手段】本願において開示される発明のうち、代表的なものの概要を簡単に説明すれば、次のとおりである。すなわち、

(1) 本発明の半導体集積回路装置は、半導体素子が形成される個々の活性領域を包囲する素子間分離領域を有しており、前記素子間分離領域は、半導体基板の主面上に形成されたLOCOS酸化膜および前記半導体基板の内部に形成された埋め込み酸化膜によって構成されており、前記埋め込み酸化膜が前記LOCOS酸化膜の下方において前記半導体基板の表面方向へ曲がり、前記LOCOS酸化膜とつながっている。

【0013】(2) また、本発明の半導体集積回路装置の製造方法は、半導体基板の主面上にLOCOS酸化膜を形成し、前記LOCOS酸化膜を貫通しないエネルギーで酸素イオンを前記半導体基板に打ち込んだ後に、熱処理を行なうことによって埋め込み酸化膜を形成するものである。

【0014】(3) また、本発明の半導体集積回路装置は、半導体素子が形成される個々の活性領域を包囲する素子間分離領域を有しており、半導体基板の主面上および内部に形成される前記素子間分離領域は、埋め込み酸化膜によって構成されている。

【0015】(4) また、本発明の半導体集積回路装置の製造方法は、半導体基板の主面上に台形のホトレジストマスクを形成し、前記ホトレジストマスクを貫通しないエネルギーで酸素イオンを前記半導体基板へ打ち込んだ後に、前記ホトレジストマスクを除去し、次いで、熱処理を行なうことによって埋め込み酸化膜を形成するものである。

【0016】

【作用】上記した手段(1)および(2)によれば、LOCOS酸化膜の端部においては、埋め込み酸化膜を形成するために半導体基板へ打ち込まれる酸素イオンの深さが、LOCOS酸化膜の膜厚に依存して、半導体基板の内部から表面方向へ曲がる。従って、半導体基板の主面上に形成されたLOCOS酸化膜と半導体基板の内部に形成された埋め込み酸化膜がつながり、活性領域を完全に包囲する素子間分離領域を形成することができる。

【0017】さらに、埋め込み酸化膜が、半導体基板の主面上に形成されるLOCOS酸化膜の下部にまで形成されて、埋め込み酸化膜とLOCOS酸化膜がつながるので、LOCOS酸化膜の膜厚を厚くする必要がない。従って、半導体基板の表面の段差は低くなり、また、バ

ーズピークが短くなっている、平坦性が良く幅の狭い素子間分離領域を半導体基板の表面に形成することができる。

【0018】また、上記した手段(3)および(4)によれば、台形のホトレジストマスクの端部においては、埋め込み酸化膜を形成するために半導体基板へ打ち込まれる酸素イオンの深さが、ホトレジストマスクの膜厚に依存して、半導体基板の内部から表面方向へ曲がり、半導体基板の表面にまで達する。従って、半導体基板の内部から表面にかけて埋め込み酸化膜が形成されて、活性領域を完全に包囲する素子間分離領域を形成することができる。

【0019】さらに、半導体基板の表面には埋め込み酸化膜以外の素子間分離領域は形成されないので、平坦で幅の狭い素子間分離領域を半導体基板の表面に形成することができる。

【0020】また、上記した手段によれば、LOCOS酸化膜またはホトレジストマスクを形成した後に、酸素イオンを半導体基板に打ち込むことにより、活性領域を完全に包囲する素子間分離領域を形成することができる。活性領域を包囲する素子間分離領域をSOIに形成する従来技術と比べて、製造工程を簡略化することができる。

【0021】

【実施例】以下、本発明の実施例を図面に基づいて詳細に説明する。

【0022】なお、実施例を説明するための全図において同一機能を有するものは同一の符号を付し、その繰り返しの説明は省略する。

【0023】(実施例1) 図3に、本発明の一実施例である素子間分離領域の構造を示す半導体基板の要部断面図を示す。

【0024】個々の半導体素子が形成される単結晶シリコン層7を包囲して酸化膜が形成されており、この酸化膜は、シリコン基板1の主面上に形成されたLOCOS酸化膜4およびシリコン基板1の内部に形成された埋め込み酸化膜6によって構成されている。さらに、埋め込み酸化膜6がLOCOS酸化膜4の端部の下方においてシリコン基板1の表面方向へ曲がり、LOCOS酸化膜4とつながっている。

【0025】次に、図3に示した素子間分離領域の製造方法の一例を図1～図3を用いて説明する。

【0026】まず、図1に示すように、シリコン基板1の表面に熱酸化処理により酸化シリコン膜2を形成し、次いで、窒化シリコン膜3をCVD(Chemical Vapor Deposition)法でシリコン基板1上に堆積する。

【0027】次に、シリコン基板1上に形成されたホトレジスト5をマスクにして、後にシリコン基板1の主面上にLOCOS酸化膜4を形成する領域に位置する窒化シリコン膜3をエッチングする。

【0028】次に、ホトレジスト5を除去した後、図2

に示すように、選択酸化を行なうことにより、約 $0.3\mu\text{m}$ の厚さのLOCOS酸化膜4が形成される。次に、窒化シリコン膜3を除去した後、シリコン基板1に埋め込み酸化膜6を形成するため、シリコン基板1の全面に、LOCOS酸化膜4を貫通しないエネルギー、例えば、 $100\sim200\text{KeV}$ で、酸素イオンを $10^{17}\sim10^{18}\text{cm}^{-2}$ 打ち込む。

【0029】続いて、例えば、Ar雰囲気中で 1100°C 以上の高温アニールを約6時間行ない、高エネルギー、高濃度イオン打ち込みによりアモルファス状態となったシリコン基板1の表面層を再結晶化させて、図3に示すように、シリコン基板1の表面層に約 $0.1\sim1.0\mu\text{m}$ の単結晶シリコン層7を形成し、同時に、約 $0.4\mu\text{m}$ の埋め込み酸化膜6を形成する。

【0030】この際、LOCOS酸化膜4を貫通しないエネルギーで酸素イオンを打ち込んでいるので、LOCOS酸化膜4の下方には、埋め込み酸化膜6は形成されない。しかし、LOCOS酸化膜4の端部においては、LOCOS酸化膜4の膜厚が薄くなるため、酸素イオンがシリコン基板1へ打ち込まれる。従って、LOCOS酸化膜4と埋め込み酸化膜6がつながり、LOCOS酸化膜4と埋め込み酸化膜6から構成される素子間分離領域が形成される。

【0031】本実施例によれば、半導体素子が形成される個々の活性領域をLOCOS酸化膜4と埋め込み酸化膜6から成る素子間分離領域によって包囲し、電気的に完全に絶縁することができる。また、LOCOS酸化膜4の膜厚を厚くする必要がないので、シリコン基板1の表面には、平坦性が良く幅の狭い素子間分離領域が形成できる。

【0032】(実施例2) 次に、本発明の一実施例である素子間分離領域およびその製造方法を図4～6を用いて説明する。

【0033】本実施例の素子間分離領域は、図5または図6に示すように、個々の半導体素子領域が形成される単結晶シリコン層7を包囲した埋め込み酸化膜6によって構成されている。

【0034】本実施例の素子間分離領域は、例えば、図4～図6に示す工程によって形成される。

【0035】まず、図4に示すように、シリコン基板1の表面に熱酸化処理により酸化シリコン膜2を形成し、次いで、シリコン基板1の表面の素子間分離領域を必要とする位置に、台形のホトレジスト8によるマスクを形成する。

【0036】次に、実施例1に記載した製造方法と同様に、シリコン基板1の全面に、ホトレジスト8を貫通しないエネルギー、例えば、 $100\sim200\text{KeV}$ で、酸素イオンを $10^{17}\sim10^{18}\text{cm}^{-2}$ 打ち込む。続いて、ホトレジスト8を除去した後、例えば、Ar雰囲気中で 1100°C 以上の高温アニールを約6時間行ない、図5に

示すように、シリコン基板1の表面層に約 $0.1\sim1.0\mu\text{m}$ の単結晶シリコン層7を形成し、同時に、約 $0.4\mu\text{m}$ の埋め込み酸化膜6を形成する。この際、ホトレジスト8を貫通しないエネルギーで酸素イオンを打ち込んでいるので、ホトレジスト8の下方には、埋め込み酸化膜6は形成されない。しかし、ホトレジスト8の形状が台形であることから、ホトレジスト8の端部においては、酸素イオンがシリコン基板1へ打ち込まれ、形成された埋め込み酸化膜6がシリコン基板1の内部から表面方向へ曲がり、シリコン基板1の表面にまで達する。

【0037】なお、個々の活性領域の電気的な絶縁を完全なものとするため、ホトレジスト8の寸法を短くして、図6に示すように、隣接する埋め込み酸化膜6をつなげてもよい。

【0038】本実施例によれば、半導体素子が形成される個々の活性領域を埋め込み酸化膜6から成る素子間分離領域によって包囲し、電気的に完全に絶縁することができる。また、LOCOS酸化膜4を併用しないため、シリコン基板1の表面には、平坦で幅の狭い素子間分離領域が形成できる。

【0039】(実施例3) 次に、本発明の一実施例である素子間分離領域およびその製造方法を図7および図8を用いて説明する。

【0040】本実施例の素子間分離領域は、図8に示すように、LOCOS酸化膜4および埋め込み酸化膜6によって構成されており、埋め込み酸化膜6がLOCOS酸化膜4の端部の下方において、シリコン基板1の表面方向へ曲がり、LOCOS酸化膜4とつながっている。しかし、LOCOS酸化膜4の端部は、活性領域である単結晶シリコン層7には形成されず、単結晶シリコン層7を包囲する埋め込み酸化膜6の外側に形成されている。

【0041】まず、実施例2に記載した製造方法と同様に、図4に示したように、台形のホトレジスト8をマスクとして、シリコン基板1の全面にホトレジスト8を貫通しないエネルギーで、酸素イオンを打ち込み、続いて、ホトレジスト8を除去した後、高温アニールを行なうことにより、個々の単結晶シリコン層7を包囲する埋め込み酸化膜6を形成する。

【0042】次に、図7に示すように、シリコン基板1上に窒化シリコン膜3をCVD法で堆積した後、ホトレジスト5をマスクにして、埋め込み酸化膜6によって包囲された隣接する単結晶シリコン層7の間に位置する窒化シリコン膜3をエッチングする。次に、ホトレジスト5を除去した後に、図8に示すように、選択酸化を行なうことにより、LOCOS酸化膜4を形成する。

【0043】本実施例によれば、半導体素子が形成される個々の活性領域をLOCOS酸化膜4と埋め込み酸化膜6から成る素子間分離領域によって包囲し、電気的に完全に絶縁することができる。また、活性領域にLOC

○S酸化膜4の端部が形成されないので、LOCOS酸化膜4の端部で生じるリーキ電流などによる半導体素子の特性劣化を防ぐことができる。

【0044】以上、本発明者によってなされた発明を実施例に基づき具体的に説明したが、本発明は前記実施例に限定されるものではなく、その要旨を逸脱しない範囲で種々変更可能であることはいうまでもない。

【0045】

【発明の効果】本願によって開示される発明のうち、代表的なものによって得られる効果を簡単に説明すれば、以下の通りである。

【0046】本発明によれば、半導体素子が形成される個々の活性領域を素子間分離領域で包囲して、電気的に完全に分離できるので、完全空乏型半導体素子が形成でき、半導体集積回路装置の高速化を可能とすることができる。また、平坦性が良く幅の狭い素子間分離領域を半導体基板の主面上に形成することができるので、微細加工が容易となり、半導体集積回路装置の高集積化を可能とすることができます。


【0047】さらに、LOCOS酸化膜またはホトレジストをマスクとして酸素イオンを半導体基板へ打ち込む簡単な製造工程によって、上記素子間分離領域を形成することができる。

【図面の簡単な説明】

【図1】本発明の一実施例である素子間分離領域を示す

【図1】

図 1



半導体基板の要部断面図である。

【図2】本発明の一実施例である素子間分離領域を示す半導体基板の要部断面図である。

【図3】本発明の一実施例である素子間分離領域を示す半導体基板の要部断面図である。

【図4】本発明の他の実施例である素子間分離領域を示す半導体基板の要部断面図である。

【図5】本発明の他の実施例である素子間分離領域を示す半導体基板の要部断面図である。

【図6】本発明の他の実施例である素子間分離領域を示す半導体基板の要部断面図である。

【図7】本発明の他の実施例である素子間分離領域を示す半導体基板の要部断面図である。


【図8】本発明の他の実施例である素子間分離領域を示す半導体基板の要部断面図である。

【符号の説明】

- 1 シリコン基板
- 2 酸化シリコン膜
- 3 窒化シリコン膜
- 4 LOCOS酸化膜
- 5 ホトレジスト
- 6 埋め込み酸化膜
- 7 単結晶シリコン層
- 8 ホトレジスト


【図2】

図 2



【図3】


図 3



2: 熔化シリコン膜
4: LOCOS酸化膜
6: 埋め込み酸化膜
7: 単結晶シリコン層


【図5】

図 5




【図7】

図 7




【図4】

図 4




【図6】

図 6



【図8】

図 8



フロントページの続き

(72) 発明者 佐藤 久子
東京都青梅市今井2326番地 株式会社日立
製作所デバイス開発センタ内

(72) 発明者 増田 弘生
東京都青梅市今井2326番地 株式会社日立
製作所デバイス開発センタ内

(72) 発明者 国友 久彰
東京都青梅市今井2326番地 株式会社日立
製作所デバイス開発センタ内